Cross-layer optimized placement and routing for FPGA soft error mitigation | IEEE Conference Publication | IEEE Xplore