Architectural exploration of 3D FPGAs towards a better balance between area and delay | IEEE Conference Publication | IEEE Xplore