Hazard driven test generation for SMT processors | IEEE Conference Publication | IEEE Xplore