Test generation for clock-domain crossing faults in integrated circuits | IEEE Conference Publication | IEEE Xplore