Exploiting binary translation for fast ASIP design space exploration on FPGAs | IEEE Conference Publication | IEEE Xplore