An hybrid architecture to detect transient faults in microprocessors: An experimental validation | IEEE Conference Publication | IEEE Xplore