Architecting a common-source-line array for bipolar non-volatile memory devices | IEEE Conference Publication | IEEE Xplore