Analysis of Noise Margins Due to Device Parameter Variations in Sub-100nm CMOS Technology | IEEE Conference Publication | IEEE Xplore