Two-Level Logic Synthesis for Low Power Based on New Model of Power Dissipation | IEEE Conference Publication | IEEE Xplore