A Dual-Threaded Architecture for Interval Arithmetic Coprocessor with Shared Floating Point Units | IEEE Conference Publication | IEEE Xplore