Reduction of Test Vectors Volume by Means of Gate-Level Reconfiguration | IEEE Conference Publication | IEEE Xplore