SoC Symbolic Simulation: a case study on delay fault testing | IEEE Conference Publication | IEEE Xplore