Reduction of power dissipation through parallel optimization of test vector and scan register sequences | IEEE Conference Publication | IEEE Xplore