Test pattern generation for the combinational representation of asynchronous circuits | IEEE Conference Publication | IEEE Xplore