Memory optimizations for packet classification algorithms in FPGA | IEEE Conference Publication | IEEE Xplore