Modern fault tolerant architectures based on partial dynamic reconfiguration in FPGAs | IEEE Conference Publication | IEEE Xplore