A chaos-based pseudo-random bit generator implemented in FPGA device | IEEE Conference Publication | IEEE Xplore