A 512 kb SRAM in 65nm CMOS with divided bitline and novel two-stage sensing technique | IEEE Conference Publication | IEEE Xplore