Area-speed efficient modular architecture for GF(2m) multipliers dedicated for cryptographic applications | IEEE Conference Publication | IEEE Xplore