Design methodology of configurable high performance packet parser for FPGA | IEEE Conference Publication | IEEE Xplore