Architecture-aware Memory Access Scheduling for High-throughput Cascaded Classifiers | IEEE Conference Publication | IEEE Xplore