A synthesisable VHDL model for an easily testable generalised multiplier | IEEE Conference Publication | IEEE Xplore