Evaluation time estimation for pass transistor logic circuits | IEEE Conference Publication | IEEE Xplore