Efficient VLSI Layout of Edge Product Networks | IEEE Conference Publication | IEEE Xplore