An Efficient Design of Single Event Transients Tolerance for Logic Circuits | IEEE Conference Publication | IEEE Xplore