Verification of FPGA control systems by analyzing the correctness of state diagrams | IEEE Conference Publication | IEEE Xplore