A 3-port Register File Design for Improved Fault Tolerance on Resistive Defects in Core-Cells | IEEE Conference Publication | IEEE Xplore