Checker Design for On-line Testing of Xilinx FPGA Communication Protocols | IEEE Conference Publication | IEEE Xplore