Defect-Tolerant Logic Mapping on Nanoscale Crossbar Architectures and Yield Analysis | IEEE Conference Publication | IEEE Xplore