Logic Gate Failure Characterization for Nanoelectronic EDA Tools | IEEE Conference Publication | IEEE Xplore