Reducing Test Power for Embedded Memories | IEEE Conference Publication | IEEE Xplore