A low power architecture for online detection of execution errors in SMT processors | IEEE Conference Publication | IEEE Xplore