Testing of switch blocks in TSV-reduced Three-Dimensional FPGA | IEEE Conference Publication | IEEE Xplore