Low-power LDPC decoder design exploiting memory error statistics | IEEE Conference Publication | IEEE Xplore