In-place LUT polarity inVersion to mitigate soft errors for FPGAs | IEEE Conference Publication | IEEE Xplore