Mitigation of the impact of across chip systematic process variation using a novel system level design | IEEE Conference Publication | IEEE Xplore