Towards Fault Simulation at Mixed Register-Transfer/Gate-Level Models | IEEE Conference Publication | IEEE Xplore