Using defect density modelling to drive the optimisation of circuit layout, maximising yield | IEEE Conference Publication | IEEE Xplore