Exploiting high-level descriptions for circuits fault tolerance assessments | IEEE Conference Publication | IEEE Xplore