Yield estimation of VLSI circuits with downscaled layouts | IEEE Conference Publication | IEEE Xplore