Testing digital circuits with constraints | IEEE Conference Publication | IEEE Xplore