Multiple scan chain design technique for power reduction during test application in BIST | IEEE Conference Publication | IEEE Xplore