Partial error masking to reduce soft error failure rate in logic circuits | IEEE Conference Publication | IEEE Xplore