An efficient functional test for the massively-parallel C/spl middot/RAM logic-enhanced memory architecture | IEEE Conference Publication | IEEE Xplore