Fault tolerant design of combinational and sequential logic based on a parity check code | IEEE Conference Publication | IEEE Xplore