Techniques for transient fault sensitivity analysis and reduction in VLSI circuits | IEEE Conference Publication | IEEE Xplore