FPGA implementation of addition as a part of the convolution | IEEE Conference Publication | IEEE Xplore