An iterative improvement co-synthesis algorithm for optimization of SOPC architecture with dynamically reconfigurable FPGAs | IEEE Conference Publication | IEEE Xplore