BDD circuit optimization for path delay fault testability | IEEE Conference Publication | IEEE Xplore