A parallel VLSI architecture for 1-Gb/s, 2048-b, rate-1/2 turbo Gallager code decoder | IEEE Conference Publication | IEEE Xplore